

# PATENT ABSTRACTS OF JAPAN

(11)Publication number : 09-045899

(43)Date of publication of application : 14.02.1997

(51)Int.Cl.

H01L 29/78

(21)Application number : 07-191534

(71)Applicant : SONY CORP

(22)Date of filing : 27.07.1995


(72)Inventor : EZAKI TAKAYUKI

## (54) MANUFACTURE OF SEMICONDUCTOR DEVICE EQUIPPED WITH VERTICAL TRANSISTOR

### (57)Abstract:

**PROBLEM TO BE SOLVED:** To provide a method of manufacturing a semiconductor device equipped with a vertical transistor, wherein an LDD can be surely provided to a vertical transistor, and the vertical transistor can be controlled in threshold voltage.

**SOLUTION:** A vertical transistor equipped with a channel region which extends along an inner wall of a groove vertical to a substrate 2 is manufactured as follows: Ions are implanted into the substrate 2 at a right angle to form offset regions 11 and 12 which serve as LDD, a side wall 5 is formed on each inner wall of the groove, and then ions are implanted into the side walls for the formation of source-drain regions. By this setup, the source-drain regions can be easily formed as self-aligned with LDD(Lightly Doped Drain). A vertical transistor of this constitution can be controlled in threshold voltage by a process where ions are obliquely implanted into the substrate 2.



## LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office